## Product Features

- $50-4000 \mathrm{MHz}$
- +27 dBm P1dB
- +40 dBm Output IP3
- High Drain Efficiency
- 20.5 dB Gain @ 900 MHz
- Lead-free/Green/RoHScompliant SOT-89 Package
- MTTF $>100$ Years


## Applications

- Mobile Infrastructure
- CATV / DBS
- W-LAN / ISM
- RFID
- Defense / Homeland Security
- Fixed Wireless


## Product Description

The FP1189 is a high performance $1 / 2$-Watt HFET (Heterostructure FET) in a low-cost SOT-89 surfacemount package. This device works optimally at a drain bias of +8 V and 125 mA to achieve +40 dBm output IP3 performance and an output power of +27 dBm at $1-\mathrm{dB}$ compression, while providing 20.5 dB gain at 900 MHz .

The device conforms to WJ Communications' long history of producing high reliability and quality components. The FP1189 has an associated MTTF of greater than 100 years at a mounting temperature of $85^{\circ} \mathrm{C}$ and is available in both the standard SOT-89 package and the environmentallyfriendly lead-free/green/RoHS-compliant and green SOT89 package. All devices are $100 \%$ RF \& DC tested.

The product is targeted for use as driver amplifiers for wireless infrastructure where high performance and high efficiency are required.

Functional Diagram


| Function | Pin No. |
| :---: | :---: |
| Input / Gate | 1 |
| Output / Drain | 3 |
| Ground | 2,4 |

## Specifications

| DC Parameter | Units | Min | Tур | Max |
| :---: | :---: | :---: | :---: | :---: |
| Saturated Drain Current, $\mathrm{I}_{\text {dss }}{ }^{(1)}$ | mA | 220 | 290 | 360 |
| Transconductance, $\mathrm{G}_{\mathrm{m}}$ | mS |  | 155 |  |
| Pinch Off Voltage, $\mathrm{V}_{\mathrm{p}}{ }^{(2)}$ | V |  | -2.1 |  |
|  |  |  |  |  |
| RF Parameter ${ }^{(3)}$ | Units | Min | тур | Max |
| Operational Bandwidth | MHz | 50 |  | 4000 |
| Test Frequency | MHz |  | 800 |  |
| Small Signal Gain | dB |  | 20.5 |  |
| SS Gain ( $50 \Omega$, unmatched) | dB | 17 |  | 21 |
| Maximum Stable Gain | dB |  | 24 |  |
| Output P1dB | dBm |  | +27.4 |  |
| Output IP3 ${ }^{(4)}$ | dBm |  | +40 |  |
| Noise Figure | dB |  | 2.7 |  |
| Drain Bias |  |  | V @ 125 |  |

## Typical Performance ${ }^{(5)}$

| Parameter | Units |  | Typical |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency | MHz | 915 | 1960 | 2140 | 2450 |
| Gain | dB | 20.6 | 15.7 | 14.7 | 13.2 |
| Input Return Loss | dB | 13 | 26 | 24 | 36 |
| Output Return Loss | dB | 6.0 | 9.6 | 9.0 | 7.6 |
| Output P1dB | dBm | +27.4 | +27.2 | +27.2 | +28.1 |
| Output IP3 ${ }^{(4)}$ | dBm | +39.9 | +40.4 | +39.7 | +40.0 |
| Noise Figure | dB | 2.7 | 3.7 | 4.3 |  |
| IS-95 Channel Power (a) 45 dBc ACPR | dBm | +21 | +20.8 |  |  |
| W-CDMA Ch. Power <br> (a) -45 dBc ACLR |  |  |  | +18.4 |  |
| Drain Voltage | V | +8 |  |  |  |
| Drain Current | mA | 125 |  |  |  |

[^0]$\mathrm{I}_{\text {dss }}$ is measured with $\mathrm{V}_{\mathrm{gs}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ds}}=3 \mathrm{~V}$.
Pinch-off voltage is measured when $\mathrm{I}_{\mathrm{ds}}=1.2 \mathrm{~mA}$.
3. Test conditions unless otherwise noted: $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DS}}=8 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=125 \mathrm{~mA}$, in a tuned application circuit with $\mathrm{Z}_{\mathrm{L}}=\mathrm{Z}_{\text {LOPT }}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\text {SOPT }}$ (optimized for output power).
4. 3OIP measured with two tones at an output power of $+12 \mathrm{dBm} /$ tone separated by 1 MHz . The suppression on the largest IM3 product is used to calculate the 3OIP using a 2:1 rule.

## Absolute Maximum Rating

| Parameter | Rating |
| :--- | :--- |
| Operating Case Temperature | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to $+150{ }^{\circ} \mathrm{C}$ |
| DC Power | 2.0 W |
| RF Input Power (continuous) | 6 dB above Input P1dB |
| Drain to Gate Voltage, $\mathrm{V}_{\mathrm{dg}}$ | +14 V |
| Junction Temperature | $+220^{\circ} \mathrm{C}$ |

## Ordering Information

| Part No. | Description |
| :---: | :---: |
| FP1189* | $1 / 2$-Watt HFET (lead-tin SOT-89 Pkg) |
| FP1189-G | $1 / 2$-Watt HFET <br> (lead-free/green/RoHS-compliant SOT-89 Pkg) |
| FP1189-PCB900S | $870-960 \mathrm{MHz}$ Application Circuit |
| FP1189-PCB1900S | 1930 - 1990 MHz Application Circuit |
| FP1189-PCB2140S | $2110-2170 \mathrm{MHz}$ Application Circuit |

## Typical Device Data

S-Parameters $\left(\mathrm{V}_{\mathrm{DS}}=+8 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=125 \mathrm{~mA}, \mathrm{~T}=25^{\circ} \mathrm{C}\right.$, calibrated to device leads)


## Note:

Measurements were made on the packaged device in a test fixture with 50 ohm input and output lines.
The S-parameters shown are the de-embedded data down to the device leads and represents typical performance of the device.

| Freq (MHz) | S11 (mag) | S11 (ang) | S21 (mag) | S21 (ang) | S12 (mag) | S12 (ang) | S22 (mag) | S22 (ang) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | 1.000 | -4.52 | 10.313 | 176.55 | 0.002 | 87.44 | 0.544 | -3.02 |
| 250 | 0.988 | -21.51 | 10.120 | 163.88 | 0.010 | 76.64 | 0.535 | -13.77 |
| 500 | 0.959 | -42.21 | 9.681 | 148.45 | 0.020 | 64.73 | 0.520 | -27.13 |
| 750 | 0.933 | -61.23 | 9.005 | 134.71 | 0.028 | 53.45 | 0.495 | -39.31 |
| 1000 | 0.895 | -78.75 | 8.270 | 122.08 | 0.035 | 44.25 | 0.469 | -50.54 |
| 1250 | 0.860 | -95.09 | 7.561 | 109.58 | 0.040 | 34.30 | 0.447 | -60.96 |
| 1500 | 0.848 | -109.61 | 7.028 | 99.15 | 0.044 | 26.69 | 0.428 | -70.64 |
| 1750 | 0.821 | -122.91 | 6.408 | 88.96 | 0.046 | 19.57 | 0.407 | -79.82 |
| 2000 | 0.807 | -135.32 | 5.950 | 79.64 | 0.048 | 13.93 | 0.400 | -88.93 |
| 2250 | 0.796 | -147.01 | 5.474 | 70.37 | 0.049 | 7.21 | 0.386 | -97.59 |
| 2500 | 0.785 | -157.00 | 5.087 | 62.43 | 0.050 | 2.99 | 0.374 | -105.24 |
| 2750 | 0.780 | -166.26 | 4.732 | 53.97 | 0.050 | -1.58 | 0.376 | -113.47 |
| 3000 | 0.775 | -175.87 | 4.415 | 45.54 | 0.049 | -6.79 | 0.369 | -121.84 |
| 3250 | 0.766 | 175.78 | 4.082 | 38.18 | 0.049 | -9.36 | 0.368 | -129.77 |
| 3500 | 0.770 | 167.34 | 3.843 | 30.76 | 0.048 | -12.48 | 0.372 | -137.25 |
| 3750 | 0.771 | 159.87 | 3.602 | 23.91 | 0.050 | -14.97 | 0.369 | -144.61 |
| 4000 | 0.771 | 152.07 | 3.408 | 16.74 | 0.050 | -17.53 | 0.374 | -152.17 |
| 4250 | 0.771 | 145.63 | 3.241 | 9.15 | 0.048 | -19.53 | 0.382 | -161.00 |
| 4500 | 0.772 | 138.97 | 3.053 | 2.49 | 0.048 | -21.27 | 0.387 | -168.31 |
| 4750 | 0.770 | 132.07 | 2.876 | -4.50 | 0.050 | -23.00 | 0.396 | -175.08 |
| 5000 | 0.780 | 126.56 | 2.743 | -10.47 | 0.048 | -25.08 | 0.408 | 177.65 |
| 5250 | 0.794 | 120.21 | 2.622 | -17.28 | 0.049 | -26.64 | 0.412 | 170.89 |
| 5500 | 0.795 | 114.22 | 2.507 | -24.43 | 0.051 | -30.44 | 0.423 | 162.41 |
| 5750 | 0.794 | 108.27 | 2.346 | -31.21 | 0.052 | -30.16 | 0.442 | 154.66 |
| 6000 | 0.798 | 102.86 | 2.237 | -36.95 | 0.052 | -31.18 | 0.446 | 147.41 |

Device S-parameters are available for download off of the website at: http://www.wj.com

## Application Circuit: 870 - 960 MHz (FP1189-PCB900S)

The application circuit is matched for output power.
Typical RF Performance
Drain Bias $=+8 \mathrm{~V}, \mathrm{I}_{\mathrm{ds}}=125 \mathrm{~mA}, 25^{\circ} \mathrm{C}$

| Frequency | $\mathbf{M H z}$ | $\mathbf{8 7 0}$ | $\mathbf{9 1 5}$ | $\mathbf{9 6 0}$ |
| :--- | :---: | :---: | :---: | :---: |
| S21 - Gain | dB | 20.9 | 20.6 | 19.8 |
| S11 - Input Return Loss | dB | -10 | -13 | -10 |
| S22 - Output Return Loss | dB | -5.2 | -6.0 | -7.6 |
| Output P1dB | dBm | +27.5 | +27.4 | +27.5 |
| Output IP3 <br> $(+12$ dBm tone, 1 MHz spacing $)$ | dBm |  | +39.9 |  |
| Noise Figure | dB | 2.7 | 2.7 | 2.6 |
| IS-95 Channel Power <br> @ -45 dBc ACPR | dBm |  | +21 |  |



| Bill of Materials |  |  |  |
| :--- | :--- | :--- | :--- |
| Ref. Desig. Value Part style <br> C1, C3, C7, C9 68 pF Chip capacitor <br> C2, C6 18 pF Chip capacitor <br> C4, C8 1000 pF Chip capacitor <br> C11 $0.1 \mu \mathrm{~F}$ Chip capacitor <br> C13 3.9 pF Chip capacitor <br> L1, L3 47 nH Multilayer chip inductor <br> L2 $0 \Omega$ Chip resistor <br> L4 12 nH Multilayer chip inductor <br> R1 $10 \Omega$ Chip resistor <br> R2 $20 \Omega$ Chip resistor <br> Q1 FP1189 WJ 0.5W HFET <br> C5, C12, C10  Do Not Place | 060303 |  |  |

14 mil GETEK $^{\text {TM }}$ ML200DSS $\left(\varepsilon_{\mathrm{r}}=4.2\right)$
The main microstrip line has a line impedance of $50 \Omega$.

FP1189-PCB900S Application Circuit Performance Plots


## Application Circuit: 1930 - 1990 MHz (FP1189-PCB1900S)

The application circuit is matched for output power.


FP1189-PCB1900S Application Circuit Performance Plots


## Application Circuit: 2110 - 2170 MHz (FP1189-PCB2140S)

The application circuit is matched for output power.
Typical RF Performance

| Drain Bias $=+\mathbf{8} \mathbf{~ V}, \mathbf{I}_{\mathbf{d s}}=\mathbf{1 2 5} \mathbf{~ m A}, \mathbf{2 5} \mathbf{C}$ |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Frequency | $\mathbf{M H z}$ | $\mathbf{2 1 1 0}$ | $\mathbf{2 1 4 0}$ | $\mathbf{2 1 7 0}$ |
| S21 - Gain | dB | 14.7 | 14.7 | 14.7 |
| S11 - Input Return Loss | dB | -24 | -24 | -24 |
| S22 - Output Return Loss | dB | -7.6 | -9.0 | -9.8 |
| Output P1dB | dBm | +27.1 | +27.2 | +26.8 |
| Output IP3 <br> $(+12$ dBm $/$ tone, 1 MHz spacing $)$ | dBm |  | +39.7 |  |
| Noise Figure | dB | 4.2 | 4.3 | 4.2 |
| W-CDMA Channel Power <br> @ -45 dBc ACPR | dBm |  | +18.4 |  |



| Bill of Materials |  |  |  |
| :--- | :--- | :--- | :--- |
| Ref. Desig. | Value | Part style | Size |
| C1, C7, C9 | 22 pF | Chip capacitor | 0603 |
| C3 | 33 pF | Chip capacitor | 0805 |
| C5 | 0.5 pF | Chip capacitor | 0603 |
| C8 | $0.1 \mu \mathrm{~F}$ | Chip capacitor | 1206 |
| C10 | 1.5 pF | Chip capacitor | 0603 |
| L1, L2 | 18 nH | Multilayer chip inductor | 0603 |
| L3 | 2.7 nH | Multilayer chip resistor | 0603 |
| R1 | $100 \Omega$ | Chip resistor | 0603 |
| R2 | $10 \Omega$ | Chip resistor | 0603 |
| Q1 | FP1189 | WJ 0.5W HFET | SOT-89 |
| C2, C4, C6, C11 |  | Do Not Place |  |

14 mil GETEK ${ }^{\mathrm{TM}}$ ML200DSS ( $\varepsilon_{\mathrm{r}}=4.2$ )
The main microstrip line has a line impedance of $50 \Omega$.

FP1189-PCB2140S Application Circuit Performance Plots


## Reference Design: 2450 MHz

The application circuit is matched for output power.
Typical RF Performance, $\mathbf{2 5}^{\circ} \mathrm{C}$

| Frequency | MHz | $\mathbf{2 4 5 0}$ | $\mathbf{2 4 5 0}$ |
| :--- | :---: | :---: | :---: |
| S21 - Gain | dB | 13.2 |  |
| S11 - Input Return Loss | dB | -36 |  |
| S22 - Output Return Loss | dB | -7.6 |  |
| Output P1dB | dBm | +27.5 | +28.1 |
| Output IP3 <br> $(+12 \mathrm{dBm} /$ tone, 1 MHz spacing $)$ | dBm | +38 | +40 |
| Drain Voltage | V | +8 | +8 |
| Drain Current | mA | 100 | 125 |

The 2450 MHz Reference Circuit is shown for design purposes only. An evaluation board is not readily available for this application. The reader can obtain an FP1189-PCB2140S evaluation board and modify it with the circuit
 shown to achieve the performance shown in this reference design. Only two component changes are required (C4 and L3) from the FP1189-PCB2140S evaluation board.

Bill of Materials

| Ref. Desig. | Value | Part style | Size |
| :--- | :--- | :--- | :--- |
| C1, C7, C9 | 22 pF | Chip capacitor | 0603 |
| C3 | 33 pF | Chip capacitor | 0805 |
| C4 | 1.2 pF | Chip capacitor | 0603 |
| C5 | 0.5 pF | Chip capacitor | 0603 |
| C8 | $0.1 \mu \mathrm{~F}$ | Chip capacitor | 1206 |
| L1, L2 | 18 nH | Multilayer chip inductor | 0603 |
| L3 | 1.8 nH | Multilayer chip resistor | 0603 |
| R1 | $100 \Omega$ | Chip resistor | 0603 |
| R2 | $10 \Omega$ | Chip resistor | 0603 |
| Q1 | FP1189 | WJ 0.5W HFET | SOT-89 |
| C2, C4, C6, C11 |  | Do Not Place |  |

## Application Note: Constant-Current Active-Biasing

Special attention should be taken to properly bias the FP1189. Power supply sequencing is required to prevent the device from operating at $100 \%$ Idss for a prolonged period of time and possibly causing damage to the device. It is recommended that for the safest operation, the negative supply be "first on and last off." With a negative gate voltage present, the drain voltage can then be applied to the device. The gate voltage can then be adjusted to have the device be used at the proper quiescent bias condition.

An optional active-bias current mirror is recommended for use with the application circuits shown in this datasheet. Generally in a laboratory environment, the gate voltage is adjusted until the drain draws the recommended operating current. The gate voltage required can vary slightly from device to device because of device pinchoff variation, while also varying slightly over temperature.

The active-bias circuit, shown on the right, uses dual PNP transistors to provide a constant drain current into the FP1189, while also eliminating the effects of pinchoff variation. This configuration is best suited for applications where the intended output power level of the amplifier is backed off at least 6 dB away from its compression point. With the implementation of the circuit, lower P 1 dB values may be measured for a Class-AB amplifier, where the device will attempt to source more drain current while the circuit tries to provide a constant drain current. The circuit should be connected directly in line with where the voltage supplies would be normally connected with the amplifier circuit, as shown the diagram. Any required matching circuitry remains the same, although it is not shown in the diagram. This recommended active-bias constant-current circuit adds 7 components to the parts count for implementation, but should cost only an extra $\$ 0.144$ to realize ( $\$ 0.10$ for U1, $\$ 0.0029$ for R 1 , R3, R4, R5, \$0.024 for R2, and \$0.0085 for C1).

Temperature compensation is achieved by tracking the voltage variation with the temperature of the emitter-to-base junction of the two PNP transistors. As a 1st order approximation, this is achieved by using matched transistors with approximately the same Ibe current. Thus the transistor emitter voltage adjusts the HFET gate voltage so that the device draws a constant current, regardless of the temperature. A Rohm dual transistor - UMT1N - is recommended for cost, minimal board space requirements, and to minimize the variation between the two transistors. Minimizing the variability between the base-to-emitter junctions allow more accuracy in setting the current draw. More details can be found in a separate application note "Active-bias Constant-current Source Recommended for HFETs" found on the WJ website.


| Parameter | FP1189 |
| :---: | :---: |
| Pos Supply, Vdd | +8 V |
| Neg Supply, Vgg | -5 V |
| Vds | +7.75 V |
| Ids | 125 mA |
| R1 | $62 \Omega$ |
| R2 | $2.0 \Omega$ |
| R3 | $1.8 \mathrm{k} \Omega$ |
| R4 | $1 \mathrm{k} \Omega$ |
| R5 | $1 \mathrm{k} \Omega$ |

## FP1189 (SOT-89 Package) Mechanical Information

This package may contain lead-bearing materials. The plating material on the leads is


FP1189-G (Green / Lead-free SOT-89 Package) Mechanical Information
This package is lead-free/Green/RoHS-compliant. It is compatible with both lead-free (maximum $260^{\circ} \mathrm{C}$ reflow temperature) and leaded (maximum $245^{\circ} \mathrm{C}$ reflow temperature) soldering processes. The plating material on the leads is NiPdAu.

## Outline Drawing



Land Pattern


## Thermal Specifications

| Parameter | Rating |
| :--- | :--- |
| Operating Case Temperature | -40 to $+85^{\circ} \mathrm{C}$ |
| Thermal Resistance, Rth ${ }^{(1)}$ | $68^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction Temperature, $\mathrm{Tjc}^{(2)}$ | $153^{\circ} \mathrm{C}$ |

1. The thermal resistance is referenced from the hottest part of the junction to the ground tab (pin 4).
2. This corresponds to the typical drain biasing condition of $+8 \mathrm{~V}, 125 \mathrm{~mA}$ at an $85^{\circ} \mathrm{C}$ case temperature. A minimum MTTF of 1 million hours is achieved for junction temperatures below $160^{\circ} \mathrm{C}$.

## Product Marking

The FP1189-G will be marked with an "FP11G" designator. An alphanumeric lot code ("XXXX-X") is also marked below the part designator on the top surface of the package.

Tape and reel specifications for this part are located on the website in the "Application Notes" section.

MSL / ESD Rating<br>

| ESD Rating: | Class 1 B |
| :--- | :--- |
| Value: | Passes $/ 500 \mathrm{~V}$ to $<1000 \mathrm{~V}$ |
| Test: | Human Body Model (HBM) |
| Standard: | JEDEC Standard JESD22-A114 |
|  |  |
| ESD Rating: | Class IV |
| Value: | Passes at 2000 V min. |
| Test: | Charged Device Model (CDM) |
| Standard: | JEDEC Standard JESD22-C101 |
|  |  |
| MSL Rating: | Level 3 at $+260^{\circ}$ C convection reflow |
| Standard: | JEDEC Standard J-STD-020 |

## Mounting Config. Notes

1. Ground / thermal vias are critical for the proper performance of this device. Vias should use a .35 mm (\#80 / . 0135 ") diameter drill and have a final plated thru diameter of .25 mm (.010").
2. Add as much copper as possible to inner and outer layers near the part to ensure optimal thermal performance.
3. Mounting screws can be added near the part to fasten the board to a heatsink. Ensure that the ground / thermal via region contacts the heatsink.
4. Do not put solder mask on the backside of the PC board in the region where the board contacts the heatsink.
5. RF trace width depends upon the PC board material and construction.
6. Use 1 oz . Copper minimum.
7. All dimensions are in millimeters (inches). Angles are in degrees.

[^0]:    5. Typical parameters represent performance in a tuned application circuit.
